**design notes**

The "Wee DIP Series" Logic Delay Modules developed by Engineered Components Company have been designed to provide precise tapped delays with required driving and pick-off circuitry contained in a single SO-14 pin surface mount package compatible with FAST $T^2L$ circuits. These logic delay modules are of hybrid construction utilizing the proven technologies of active integrated circuitry and of passive networks utilizing capacitive, inductive and resistive elements. The MTBF on these modules, when calculated per MIL-HDBK-217 for a $50^\circ$C ground fixed environment, is in excess of 3 million hours. Module design includes compensation for propagation delays and incorporates internal termination at the output; no additional external components are needed to obtain the desired delay.

The SMFLDM-TTL is offered in twenty-eight (28) delays from 10ns to 250ns, with each module incorporating taps as shown in the part number table. Delay tolerances are maintained as shown in the accompanying part number table, when tested under the "Test Conditions" shown. Delay time is measured at the +1.5V level on the leading edge. Rise time for all modules is 4ns maximum when measured from 0.75V to 2.4V. Temperature coefficient of delay is approximately $+500 \text{ ppm/}^\circ\text{C}$ over the operating temperature range of 0 to $+70^\circ\text{C}$.

These modules accept either logic "1" or logic "0" inputs and reproduce the logic at the selected output tap without inversion. The delay modules are intended primarily for use with positive going pulses and are calibrated to the tolerances shown in the table on rising edge delay; where best accuracy is desired in applications using falling edge timing, it is recommended that a special unit be calibrated for the specific application. Each module has the capability of driving up to 20 $T^2L$ loads with a maximum of 10 loads on any one tap.

The "Wee DIP Series" modules are packaged in a SO-14 DIP housing, molded of flame-proof Diallyl Phthalate per MIL-M-14, Type SDG-F, and are fully encapsulated in epoxy resin. Leads meet the solderability requirements of MIL-STD-202, Method 208.

Marking consists of manufacturer's logo (EC$^2$), Federal Supply Code, part number, pin one (1) identification and date code of manufacture. All marking is applied by silk screen process using white epoxy paint in accordance with MIL-STD-130, to meet the permanency of identification required by MIL-STD-202, Method 215.
TEST CONDITIONS
1. All measurements are made at 25°C.
2. $V_{CC}$ supply voltage is maintained at 5.0V DC.
3. All units are tested using a FAST toggle-type positive input pulse and one FAST $T^2L$ lead at the output being tested.
4. Input pulse width used is 5 to 10ns longer than full delay of module under test; spacing between pulses (falling edge to rising edge) is three times the pulse width used.

All modules can be operated with a minimum input pulse width of 40% of full delay and pulse period approaching square wave; since delay accuracies may be somewhat degraded, it is suggested that the module be evaluated under the intended specific operating conditions. Special modules can be readily manufactured to improve accuracies and/or provide customer specified random delay times for specific applications.